The output voltage error compensation for a pulse-width modulated (PWM) voltage source inverter (VSI) is essential for a wide range of semiconductor power conversion applications in order to suppress detrimental output voltage and current distortions. A conventional software-based compensation method added the error voltage to the output voltage reference in a feed-forward manner, and was executed every PWM carrier period. However, the compensation value was the average output voltage error in the carrier period, thus the time delay of the pulse modulated output voltage caused by each switching was not compensated, which also reduced the performance of the synchronous sampling. This paper proposes output voltage compensation for every half of the carrier period, which enables the compensation for the error at each of the switching. In addition, the instantaneous current prediction method has been proposed, which is necessary for the proposed compensation method. The proposed compensation method is more effective than conventional ones based on the average error voltage, especially when the current ripple is large and the current is around 0 A. The proposed method has been confirmed through the experimental setups and it was proved that the low-order current distortions were clearly reduced compared with the conventional compensation method.
Introduction
Since the emergence of the fast switching devices, a pulsewidth modulated (PWM) inverter has been developed and widely used in motor-driven applications. The most fundamental type of the inverter is a three-phase 2-level voltage source inverter (VSI).
Since the switching devices have a finite switching time, the on-switching gate signals must have a lag-time, which is called dead time to prevent shoot-through of the upper and lower arms of the inverter. Although typical dead-time is less than a few micro-second, this causes the output voltage distortion. This problem is especially conspicuous when the switching frequency becomes higher or the pulse width is very short. In the case of the motor-driven application, the output voltage distortion causes unacceptable audible noise, torque pulsation and poor encoder-less vector control performance, especially when the rotational speed is low.
Numerous studies have been done to tackle the compensation for the output voltage distortion. Hardware-based compensation (1)∼(4) and software-based compensation (5)∼ (14) have been proposed. Some of the hardware-based compensation were to compensate based on the instantaneous output current polarity detected by an analog circuit because the output voltage error depends on the current polarity. In reference (4), the actual switching delay time was directly measured from the pulse modulated voltage. Then, the delay time was used for the gate pulse control to be identical to the a) Correspondence to: Tetsuji Daido. E-mail: daido@nagasaki-u.
ac.jp * Aoyama Gakuin University 5-10-1, Fuchinobe, Chuo-ku, Sagamihara, Kanagawa 252-5258, Japan ideal switching pulse width. The advantages of the hardwarebased methods are to have no processing delay and work in a continuous time domain. However, these methods required special hardware.
On the other hand, software-based compensation is basically to compensate based on the sampled current acquired via an analog-to-digital (AD) converter, which does not require any special hardware. The advantage of this method is that the modification and tuning of the method are flexible. Also, this method is compatible with digital controllers.
The software-based methods are categorized into two; feedforward manner (5)∼(10) and feedback manner (11)∼ (14) . A feedforward manner was to compensate the error voltage based on the compensation values which were measured or derived from the theoretical calculation before the startup, which was called off-line compensation. On the contrary, a feedback manner was to compensate the error voltage based on the feedback signals and the model parameters, which was called on-line compensation. Although the compensation in the feedback manner was effective to the time variation of the error voltage, these methods did not fulfill the compensation performance for motor-driven applications because the response speed of the compensation was relatively slow.
The output voltage error in a VSI is caused by a lot of factors. In particular, when the current value crosses zero, the effect of the parasitic capacitances cannot be neglected (7) - (10) . Furthermore, the on state voltage drops in the switching devices (e.g. diode, IGBT and MOSFET) change abruptly when the current crosses zero. Also, the change in the switching transition period exhibits nonlinear characteristics. These factors mainly depend on the current value and its polarity. Therefore, in this paper, the actual error voltage is ob-tained as a look-up table form which expresses the nonlinear relationship between the current and the error voltage.
Most digital current controlled PWM inverters adopt the synchronous current sampling. The sampling timing is synchronized with the tips of the carrier wave. The feature of this sampling method is to prevent the sampled currents from the ripple components accompanied by a PWM. However, the dead time causes an artificial lag time of the switching timing, thus ruins the synchronous sampling. Therefore, we have proposed the compensation for the pulse modulated voltage phase delay to improve the synchronous sampling accuracy.
The double edge sampling and update of the modulation wave processed at every half of the carrier period enable the compensation for both the average voltage amplitude and the pulse modulated voltage phase, simultaneously. The timings of the double edge sampling are both the upper and lower tips of the carrier wave. The pulse modulated voltage phase error compensation is effective when the current is nearly zero because the phase varies with the current value. Leggate et al. (3) have already proposed the compensation for every half of the carrier period, nevertheless just the ideal dead time delay was compensated based on the current polarity. Therefore, we have proposed the precise pulse voltage phase delay error compensation with the look-up table of the measured error voltage in the half carrier period.
One way to obtain the look-up table is to sweep the current reference by far slower than the time constant of the control object while the reference voltage is recorded simultaneously. In the preceding literatures, the look-up table for the error voltage in the half carrier period was derived theoretically. Then, by focusing on the current ripple phase error, we have proposed the automatic voltage error measurement method in the half carrier period.
Because the sampled current has an error with the instantaneous current value at the switching instant due to an inherent digital control delay and a discrete sampling basis, the prediction for the instantaneous current value is required in order to realize the accurate compensation (15) . The current ripple caused by a PWM also affect the output voltage error, which is detrimental when the current is nearly zero. Mannen et al. (9) (10) proposed the voltage error compensation taking the current ripple into consideration, nevertheless the authors compensated only the average voltage error. Therefore, we have proposed the compensation method for the half carrier period making use of the predicted instantaneous current calculated by means of the linear control object model.
In this paper, we describe the output voltage compensation with the look-up table for the error voltage in the half carrier period. In addition, we address the procedure to obtain the look-up table. The validity of the proposed method has been shown experimentally by a half-bridge inverter where the current ripple was made large to explicitly show the effectiveness. We have confirmed the validity of the proposed method in comparison with the conventional average voltage error compensation. Using the proposed method, the low order current harmonics were clearly reduced compared with the results using the conventional ones.
Principles of Output Voltage Error
The dominant cause of the output voltage error is a dead Besides, when the current is nearly zero, the effect of the parasitic capacitances of the switching devices cannot be neglected. The electrical circuit model for a half bridge inverter taking the parasitic capacitances into consideration is shown in Fig. 1 . In this paper, the dead time is added by delaying the on gate signals.
Output Voltage Error at Commutating from Lower to Upper Arms
The output voltage error is strongly dependent on the current polarity and its amplitude. The noticeable nonlinear characteristics appear when the self-commutating device turns off.
If the current i at the switching instant is positive, the average output voltage error in the half carrier period is expressed as:
where v dc is the dc side voltage of the inverter; T dead is the dead time and T s is the PWM carrier period. Assuming that the current is constant while commutating, the critical current I c which is defined in Fig. 2 is expressed as follows:
where C p is the synthesized parasitic capacitance per one leg of the inverter. Then, the output voltage errors are expressed as follows:
Note that the assumption of the constant current during the commutation is not appropriate in some cases.
Output Voltage Error at Commutating from Upper to Lower Arms
Under the same assumption as the previous subsection, the error voltages at commutating from the upper to lower arms in the half carrier period are expressed as follows:
Consideration for the Output Voltage Error in the Carrier Period
The average voltage error in the carrier period is expressed as follows:
For example, when the current i is 0, the average error v error is 0. However, the output voltage error is not 0 in the half carrier period. This means the phase error of the pulse modulated voltage exists. This also indicates that the pulse modulated voltage phase error changes according to the instantaneous current value.
Switching Delay with Regard to Gate Signal
The substantial dead time is shorter than the commanded dead time T dead because the turn-off time of a switch t turn−off is slower than the turn-on time t turn−on . Fig. 3 illustrates an example for the experimental result of the gate signals g p , g n 
Measurement for the Output Voltage Error in the Half Carrier Period
The measurement for the output voltage error is based on the modeling of the control objects. In this case, the mathematical modeling was made for Fig. 1 as shown in equation (9):
where r load was 50 mΩ, l load was 5 mH; the time constant l load /r load was 0.1 second in this study. The block diagram of the proposed single-phase current control is shown in Fig. 4 . The control system is composed of proportional and integral controllers (PI controller). Although these PI parameters are important in designing the control performances, the nonlinear output voltage error have nothing to do with these parameters. Therefore, when the error voltage is measured, all the proportional gains should be small so as not to be affected by the nonlinear effect (in this study, all the gains were set to 1); and all the integral gains should be very big to eliminate the nonlinear error (in this study, all the gains were set to 700). On the other hand, when a normal current control is operated, the PI gains should be chosen by the conventional gain design method as explained later.
Current Control with the Phase Control of the Pulse Modulated Voltage by Means of Double Edge Sampling
A conventional current control treats the average current in the carrier period, which neglects the phase error of the pulse modulated voltage. In this paper, the double edge sampling and the double edge update have been used to compensate the phase error. The top tip of the carrier wave is expressed as "UP", and the bottom tip of that is expressed as "DOWN" in Fig. 5 . This enables us to control the average current and the phase error of the current ripple separately.
The average current is defined as follows:
On the other hand, the phase error of the ripple current is defined as follows:
where the value is the difference in the sampled values at "UP" and "DOWN" instants. In general, the phase of the pulse modulated voltage delays to the synchronous AD conversion timing, thus the sampled values at "UP" (e.g. i(k) and i(k − 1)) tend to be bigger than the values at "DOWN" (e.g.
The PI current control for the average current is defined as follows:
where v f * is the average voltage reference in the carrier period; k pf and k if are the proportional and integral gains, respectively. The design of these gain was made based on the conventional linear control theory. In this study, because k pf must be set to be the system stable, k pf is in the range of 0 to l load /T s (which is approximately 50). We chose k pf as 20 as the overshoot was small and the transient response was sufficiently rapid. On the other hand, k if was chosen as 15 only for eliminating the steady-state error. On the other hand, the PI current control for the phase of the current ripple is defined as follows:
where v r * is the phase control voltage reference. The phase of the current ripple has explicit nonlinear characteristics with regard to the instantaneous output current. Therefore, the phase error should be compensated in a feed-forward manner. Then, the rest of the steady-state phase error should be compensated by the PI controller. In this study, k pr and k ir were chosen as 1, 10, respectively. In order to obtain the output voltage references v * (k + 0.5) and v
. Then the average output voltage reference v f * is described as follows:
where the assumption is made that the change speed of the reference voltage at "UP" interrupts is much slower than the carrier period. The same goes for the reference voltage at "DOWN" interrupt. These are expressed as follows:
In the same way, the phase control voltage reference v r * is described as follows:
With this method, the pulse phase moves forward while the average output voltage does not change. 
Sweeping Current Reference
The sweeping current reference for the error voltage measurement must be slowly changed to omit the effect of the voltage drop at the inductance. In addition, because the output voltage changes drastically in a nonlinear manner in the vicinity of 0 A, the change rate of the current reference must be slow to catch up the drastic change by the current controllers. Fig. 6 shows the sweeping current reference with regard to time and the reference is expressed as:
In this case, T 1 was chosen to 50 second which was 500 times longer than the circuit time constant. Because the voltage values at crossing 0 A was more important than those at the other current values, a cubic function was adopted in our study. Also, when the reference approached to its maximum amplitude I max and −I max , the change rate was reduced to suppress the voltage drop at the inductance.
Measurement of the Output Voltage Versus the Reference Current
One of the measured results for the reference voltages v f * and v r * when the dc voltage was 300 V, load inductance was 5 mH and the carrier frequency was 10 kHz are shown in Fig. 7 . In this measurement, the phase control voltage v r * was made to 0 in the relatively large current region by adjusting the AD conversion timing in a cutand-try manner. Ideally, the AD conversion timing is synchronized with the carrier wave. Theoretically, to establish the synchronous sampling, the AD sampling timing was delayed by the half of the dead time, taking the dead time into consideration. However, in practice, the timing was not precisely synchronized if the theoretical sampling delay was used. The purpose for making v r * be 0 is to minimize the compensation voltage and increase the maximum output voltage reference. Even though v r * is not made to 0 in a cut-andtry manner, the closed-loop phase error control for the ripple current works properly and the steady-state phase error of the current ripple is compensated. This means that only the relative magnitude of v r * is essentially important to realize the precise synchronous sampling.
The results of the output voltage in the half carrier period were derived by equations (14) and (16) , then these are shown in Fig. 8 . These curves included the on-state voltage drops and the ohmic drops. Therefore, these factors were separated. Moreover, the instantaneous current values were different from the sampled current values due to the digital processing delay and the current ripples. Thus, the error voltage curves were translated so as to agree with the instantaneous currents of each curves. Fig. 9 shows the translated error voltage curves with regard to the currents. Three curves which were in the different load inductances were fit in most current range. In some current range, these curves did not overlap.
Separation of the Ohmic Drop from the Output Voltage Error Curve
The acquired output voltage curves shown in Fig. 8 contained the ohmic drops and the on-state voltage drops and the separation of these is needed to separately compensate these voltages. The ohmic drops are included only in the average output voltage v f * because the ohmic drop can be neglected with respect to the current ripple. We derived the resistance value from the slope of the output voltage versus the current in the relatively large current region. The resistance is defined as r and the voltage v f * subtracted from the ohmic drop is expressed as follows:
In the case of Fig. 9 , the value r was 0.23 Ω.
Separation of the On-state Voltage Drops from the Output Voltage Error Curve
The separation of the onstate voltage drop was made considering the current ripple.
The on-state voltages were measured beforehand and the results are shown in Fig. 10 . If the current ripple waveform is assumed to change linearly, the average on-state voltage drop in the half carrier period can take the ripple current into consideration as follows: 
For example, when the path where the current conducts does not change in the half carrier period, the average on-state voltage drop is derived as follows:
where Λ is the integral values of the on-state drops with regard to the currents and the unit is equivalent to flux in Weber. The values Λ onIGBT , Λ onFWD are defined as follows: Fig. 11 shows the integral values of the on-state voltage drops. These curves were approximated by the 2nd order polynomial functions written in the figure.
We observed the current waveforms via an oscilloscope and read the current ripple amplitude. Fig. 12 is the calculated on-state voltage drop in the half carrier period when the ripple current amplitude was 0.86 A. This figure indicates that the on-state voltage drops also caused the voltage phase error in the half carrier period.
In Fig. 9 , the error voltage curves were separated from the ohmic drops and the on-state voltage drops as explained in subsections 3.4 and 3.5.
Comparison with the Output Voltage Error Compensation in the Carrier Period
The average voltage error in the carrier period is shown in Fig. 13 under the same condition with Fig. 9 and l load being 5 mH. The proposed method has successfully realized the separation of the error voltages in the half carrier period shown in Fig. 9 from the error voltage in the carrier period as shown in Fig. 13 . Therefore, our proposed method enables the compensation for every half of the carrier period without the special theoretical knowledge of the output voltage error.
Affection of the Load Inductances to the Output Voltage Error
When the instantaneous current at the switching instant was large, the voltage change rate was almost constant irrespective of the load inductances. On the other hand, when the current was small, the change rate of the output voltage was affected by the inductance. Fig. 14 shows the waveforms of the voltage change, where the change rate difference was significant in this current region as shown in Fig. 9 . This figure indicates that the voltage change rate was bigger as the load inductance was bigger. This phenomenon can be explained by the resonance between the parasitic capacitances and the load inductance at the switching transient period, thus the surge current amplitude was bigger when the load inductance was bigger. The surge current discharged the parasitic capacitances, thus made the output voltage change rapidly. This result indicates that when the load inductance is different, the characteristics of the output voltage error will change in some limited current region. Fig. 9 indicates that comparing between the cases of the load inductances being 2.49 mH and 8 mH, the maximum error voltage difference was 2 V in some current region. Therefore, the proposed compensation method with the look-up table will be more effective when the load inductance does not change largely.
Output Voltage Error Compensation Considering the Current Ripple in the Half Carrier Period
The proposed output voltage compensation has been composed of three factors: the ohmic drop, the on-state voltage drop and the other nonlinear voltage error. The ohmic drop value which is the multiplication of the sampled current and the resistance was added to the average reference voltage in the proposed compensation.
The other two error factors have to take the instantaneous current into consideration because these can change at every half of the carrier period. The instantaneous currents at the switching instants cannot be precisely detected by the DSP because the sampling timing is set to be the tips of the carrier wave (16) . Therefore, we have proposed that the instantaneous currents are predicted by means of a linear control object model, the reference of the output voltage and the sampled currents.
Ripple Current Prediction
A single phase half bridge inverter with an RL load is modeled mathematically as follows:
where v is the instantaneous inverter output voltage; i is the instantaneous output current; r load and l load are the parameters of the load. The state-space averaging method can be applied when the carrier interval is even much shorter than the circuit time constant. Then the average current equation is described as follows:
where the subscript '0' means an average value. The ripple components can be obtained by subtracting the average values from the instantaneous values and is expressed as follows:
Now we define the variables as v − v 0 = v ripple , i − i 0 = i ripple :
If l load (di ripple /dt) r load i ripple , then:
Equation (28) indicates that the current ripple is only affected by the inductance. Fig. 15 shows the inductance variation of the tested reactor with the frequency measured by HIOKI LCR Hi Tester 3520. Thus, when predicting the ripple current, the inductance value must be at the ripple current frequency. In this paper, this inductance value was set to 4.5 mH to make the output voltage reference distortion minimum in a cut-and-try manner. The period from the upper tip of the carrier to the commutation from the lower to upper arms t lu up is derived as follows: Fig. 15 . Frequency characteristics of the tested reactor Fig. 16 . On-state voltage drop taking the current ripple and its conduction path into consideration
In the same way, the average on-voltage drop in the pe- Fig. 16 is calculated as follows:
Output Voltage Error Lookup Table
The error voltage varies in a nonlinear manner especially at around 0 A, thus we adopted a lookup table manner in the region where the error voltage exhibits nonlinear characteristics in terms of the current. The data was interpolated by means of a spline interpolation whose program code is available in the reference (17) . The error voltage data was linearly approximated in the other current region. In our study, 200 points of data were picked out from the error voltage measurement results.
Experimental Verification of the Proposed Compensation
To demonstrate the advantageous effects of the proposed compensation method, making the current ripple amplitude caused by the PWM large is one of the way to show the effects.
Experimental Setup Conditions
The proposed error voltage compensation was examined through the experimental setup shown in Fig. 17 . In our experimental study, the dc side voltage was split equally by two isolated dc power supplies: HX0500-30 (Takasago Ltd.) and PWR1600M (Kikusui electronics corp.). These power supplies have no regenerative function, thus dummy loads R d were connected in parallel with the power supplies. Also the electrolytic capacitor C e and the film capacitor C f were connected in the same way.
The model specification of the inverter used in this study was MWINV-9R122B (Myway plus corp.) which was equipped with the Intelligent Power Module (IPM) PM75RSD060 (Mitsubishi corp.). The used controller was PE-Expert4 (Myway plus equipped with TMS320C6657 (Texas Instruments Corp.). The carrier wave of the PWM was The basic PWM counter frequency was 250 MHz (17 bit). In our study, the carrier frequency was 10 kHz. The interrupt and sampling frequencies were the double carrier frequency (20 kHz) and these were synchronized with the carrier wave. In this study, the dead time was set to 4 μs. The AD converter used in this study was AD7357 (Analog Devices Inc.).
The load was a general-purpose iron-core reactor.
Experimental Verification for the Compensation in the Half Carrier Period
In this paper, the reference of the output angular frequency ω ref and the current amplitude were set to 10 rad/s (1.59 Hz) and 5 A, respectively. Fig. 18 shows the experimental results of the output currents. In this case, the ripple current amplitude was 0.86 A read via an oscilloscope.
In the case of no compensation, the current distorted at around 0 A. Fig. 18(b) indicates that the conventional compensation per the carrier period was fairly acceptable to eliminate the distortion. Fig. 18(c) indicates the current waveform with the proposed method. The envelopes of the current waveform shown in Fig. 18 (c) did not distort. Fig. 19 shows the Fourier expansion results for the currents shown in Fig. 18 . Also, Table 1 shows the same results. In the table, the THDs (total harmonic distortion) which includes up to the 40th of the fundamental frequency are shown. In the case of no compensation, the 3rd, 5th and 7th harmonics of the current appeared. In the case of the compensation per the carrier period, even number harmonics of the current appeared bigger than those of no compensation. In the case of the proposed compensation, almost all harmonics was smaller than Fig. 20(b) is the reference voltage in the case of the compensation per the carrier period. This figure shows the abrupt change in the reference occurred at around 0 A. The cause is considered as the phase shift in the pulse width modulated voltage. This result implies that the phase control is necessary when the output voltage error compensation works properly at around 0 A under large current ripple.
There was still a spike voltage reference at around 0 A in Fig. 20(c) . It is considered that the resolution of the current sensor reached its limitation and the detected current accuracy went down. Also, the dc offset of the current sensors can deteriorate the error voltage compensation performance.
In addition, Fig. 21 shows the dc voltage and its sampled voltage. At the input side of the ad converter, an RC low pass filter was installed, whose corner frequency was 72.34 kHz. Fig. 21(a) shows the dc voltage fluctuating within 296 to The sampled dc voltages indicate that the UP sampled value was different from the DOWN sampled value, which implies that the voltage fluctuation was periodic. The maximum difference between the UP sampled value and the DOWN sampled one was 1.5 V. In Fig. 20(c) , it seems that the offset voltage changed by 0.8 V for every half of the output current period. It is considered that the fluctuating sampled dc voltages can negatively affect the offset of the reference voltage. Fig. 22 shows the predicted instantaneous currents superimposed on the actual current waveform. This figure indicates that the proposed current prediction method was verified experimentally to succeed in predicting the instantaneous current. In this study, the load inductance value used in the controller was set in a cut-and-try manner. When the inductance value was set to minimize the spike voltage amplitude shown in Fig. 20(c) , the current prediction was successfully worked.
Conclusions
We have addressed the output voltage error compensation for a pulse width modulated voltage source inverter. We have proposed the compensation for every half of the carrier period. The proposed method enables the compensation for both the average voltage error and the phase error of the pulse width modulated voltage separately. In this paper, it has been explained that the sampled currents at both the UP and DOWN tips of the carrier wave have the information of the phase error. In addition, the automatic phase error measurement method has been proposed. In this study, these error voltages were used for the compensation in the feed-forward manner. In addition, the inherent delay of the digital controller on the discrete sampling basis has been compensated by the instantaneous current prediction based on a linear control object model. The proposed compensation method is especially valid when the current ripple amplitude is large and the current is around 0 A. We have validated the proposed method experimentally with a half-bridge inverter under the large current ripple. The distorted envelope of the current was successfully improved with the proposed method. Moreover, the proposed method reduced the low-order harmonics and the THD of the current clearly compared with the conventional methods.
The limitations of the proposed compensation are that the inductance used in the current prediction was determined in a cut-and-try manner in this paper. But an on-line identification of the inductance is desirable. Also, the dc voltage fluctuation is inevitable to affect the compensation. Moreover, the change in the load inductance affects the voltage error, thus the proposed methods works better when the load inductance does not change largely.
The proposed compensation method is possible to apply to three-phase voltage source inverters and promises to be applied to not only motor-driven applications but also gridconnected inverters to eliminate the low-order current distortion further.
